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Low Complexity LDPC Decoder with Modified Sum-Product
Algorithm
Chen Qian, Weilong Lei, and Zhaocheng Wang
Abstract: This paper describes an efficient implementation of the Sum-Product Algorithm (SPA) within a Low
Density Parity Check (LDPC) code decoder, where a horizontal process correction term is used to improve
the decoding performance of the Min-Sum algorithms. The correction term is implemented as a look-up table.
The algorithm uses the correction term redundancy by means of a coordinate transformation to reduce the
hardware complexity. Simulations and hardware tests indicate that the decoding performance is very good with
the appropriate look-up table.
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1

Introduction

The Low Density Parity Check (LDPC) code was
first proposed by Gallager in 1962[1] , but it did
not get much attention until it was rediscovered by
MacKay and Neal in 1997[2] . With its excellent error
correcting performance, the LDPC code has attracted
much attention from academia and industry and has
been adopted by many commercial systems such as the
Chinese Digital Terrestrial Multimedia Broadcasting
(DTMB) standard and the European second generation
Digital Video Broadcasting (DVB-T2) standard[3-5] .
The LDPC code belongs to a class of linear block
codes which use a sparse matrix as its parity check
matrix. Decoder implementation uses a variety of
decoding algorithms and different algorithms with
different decoding results[6] . The most commonly used
algorithm is the Sum-Product Algorithm (SPA)[7] and
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its simplified versions.
SPA is an optimal decoding algorithm for high
coding rates. This iterative algorithm uses information
exchange and updates between information points and
check points to improve decoding performance and
reduce the bit-error rate. Although the SPA has
superior performance, its complexity, particularly for
horizontal processes, limits applications in practice.
The complexity of the SPA algorithm can be reduced by
the Min-Sum algorithm[8, 9] . The Min-Sum algorithm
simplifies the horizontal process of the SPA, which
significantly reduces the hardware complexity with
some performance degradation. Several modified MinSum methods are proposed to reduce the performance
losses[10] , including the normalized Min-Sum and the
offset Min-Sum algorithm. Those modified methods
require more hardware resources compared with the
Min-Sum algorithm, but their performance is closer to
that of SPA.
This paper makes additional approximations to the
horizontal process of the SPA. A correction term is
introduced to improve the performance of the decoding
process for limited hardware resource.

2

SPA and Simplified SPA

The SPA enhances the reliability of the decoding
process through the transmission and update of
information between information points and check
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points. In general, the intermediate processes and
computations are simplified by soft information
expressed as a Log-Likelihood Ratio (LLR).
The LLR of bit b can be expressed as


P .b D 0/
LLR.b/ D ln
(1)
P .b D 1/
Every iterative SPA process includes a horizontal
process and a vertical process. The horizontal process
updates information transferred from information
points to check points. The soft information, Lmn ,
transferred from information point n to check point m
is calculated as
0
1
Y
Lmn D 2 tanh 1 @
tanh.Zmn0 =2/A
(2)
n0 2N=n

where Zmn0 denotes the soft information transferred
from check points m to information points n0 , N
indicates the node set of all information points, and
N=n is a node set including all nodes in node set N
excluding node n.
The vertical process updates information transferred
from check points to information points. The soft
information, Zmn , transferred from check point m to
information point n is given by
X
Zmn D Cn C
Lm0 n
(3)

implementation. However, this simplified structure
brings some loss of performance. The performance
loss can be alleviated by some modifications, e.g.,
multiplied by a normalization factor[11] or subtracting
an offset[12] . Appropriate selection of the normalization
factor or the offset makes the decoding performance
close to that of the SPA.

3

SPA Look-up Table

A correction term is introduced to the Min-Sum
algorithm to improve the decoding performance by
reducing the approximation error in the horizontal
process. This section describes the characteristics of
the correction term based on the differences between
Eq. (2) and Eq. (4).
The horizontal process can be simplified to a process
with only two inputs. With n inputs in the horizontal
process,
y D 2 tanh

1

.tanh.x1 =2/ tanh.x2 =2/    tanh.xn =2//
(5)

Define
y1 D
2 tanh

1

.tanh.x1 =2/ tanh.x2 =2/    tanh.xn

m0 2M=m

where Cn is the channel information for information
points n, M is the node set of all the check points, and
M=m is a node set including all nodes in node set M
excluding node m.
The condition for ending the iterations is that the hard
decision of the soft information Zmn satisfies the paritycheck function of the LDPC codes.
SPA has outstanding performance but with high
complexity. The horizontal process calculates the
hyperbolic tangent function and the hyperbolic arc
tangent function. The high complexity makes it difficult
to be implemented by real hardware.
The Min-Sum algorithm simplifies the horizontal
process as follows,
0
1
Y
Lmn D sign @
Zmn0 A min .jZmn0 j/
(4)
n0 2N=n

n0 2N=n

This simplification uses only modulo and minimum
operations. Thus the complexity of the Min-Sum
algorithm is significantly less than that of the SPA and
the Min-Sum algorithm is more suitable for hardware

as the horizontal process result for the first n
Substituting y1 into Eq. (5) gives
y D 2 tanh

1

1 =2//

(6)
1 inputs.

.tanh.y1 =2/ tanh.xn =2//

(7)

Thus, the results with multiple inputs can be
calculated recursively from results of two inputs.
Since both the hyperbolic tangent and the hyperbolic
arc tangent are odd functions, we need only study the
situation where the two inputs are not less than zero,
that is
y D 2 tanh

1

.tanh.x1 =2/ tanh.x2 =2//

(8)

where x1 > 0 and x2 > 0.
For two inputs, Eq. (8) can be expressed as
y D min.x1 ; x2 / C fc .x1 ; x2 /

(9)

The correction term fc .x1 ; x2 / can be given by a
two-dimensional table in hardware. In addition, the
calculations can be simplified by assuming that the
dynamic range of the two inputs x1 and x2 are both
Œ0; 16. During hardware implementation, x1 and x2 are
quantized by 8 bits, where the first bit is the sign bit.
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Features of the correction term

Figure 1 shows contours of the difference between Eqs.
(2) and (4) which is the correction term. The correction
term is normally quite small, which means that it can
be quantized using fewer bits without significant loss of
accuracy. Furthermore, the correction term is always
less than zero, which means the algorithm need only
consider its absolute value without its sign information.
However, the input ranges can not be reduced; thus
more bits are required to quantize the inputs with this
correction term. Finally, there are many zeros and many
points having the same value. This redundancy in the
correction term can be used to reduce the complexity of
the look-up table.
3.2

Calculation of the correction term

The redundancy in the correction term is used to
simplify the implementation of the look-up table by
using a coordinate transformation. Figure 1 shows that
correction term is symmetric along the line of x1 D
x2 , which implies that a coordinate transformation
can reduce the expression of the correction term in
hardware. One(coordinate transformation is
x10 D min.x1 ; x2 /;
(10)
x20 D jx2 x1 j
The correction term after the coordinate
transformation is shown in Fig. 2, which is more
suitable for hardware implementation.
The values of the correction term are almost the
same for a given x10 for large x20 and the correction
term is nearly zero for large x10 . Therefore, after the

Fig. 2

coordinate transformation, the quantization error will
be smaller when the same number of bits are used to
quantize the correction term. Thus, fewer bits can be
used to quantize the correction term without affecting
the quantization error. The horizontal process result is
then found by adding the correction term to the smaller
of the two inputs, which can be easily obtained during
the coordinate transformation.
3.3

Correction term.

Two-input Horizontal Process Unit (HPU)
structure

The two-input HPU for the SPA look-up table method
includes several parts:
(1) The coordinate transformation unit calculates the
two indexes for the two-dimensional look-up table;
(2) A search of the look-up table then gives the
correction term using the two inputs after the
coordinate transformation as indexes;
(3) The post-processing unit calculates the final output
of the two-input HPU by adding the correction
term to the smaller of the two inputs obtained from
the coordinate transformation.
The output of a multiple-input HPU is then obtained
recursively using the outputs of a two-input HPU.

4

Fig. 1

Correction term after the coordinate transformation.

Simulation Results

Simulations using the SPA look-up table method were
used to compare the results of the SPA and the
normalized Min-Sum algorithm.
The simulation conditions are as follows.
(1) A quasi-cyclic LDPC code with rate 2=3 and
length 61 440. The LDPC code design[13, 14] used
column weights of 13, 3, and 2 with the proportions
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of 1=15, 9=15, and 5=15. The row weights were
9, 10, and 11, so 9-input, 10-input, and 11-input
HPU were needed. SPA was used as the decoding
algorithm with a maximum of 30 iterations;
(2) The constellation mapping was 64QAM with Gray
mapping. The demapping algorithm used the LogMAP algorithm, the best demapping algorithm
when additive white Gaussian noise channel is
present;
(3) The channel model was to be a Rayleigh channel;
(4) Bit-interleaving was used between the encoding
and constellation mapping with corresponding
bit-deinterleaving used between the decoding
and demapping. The interleaver pattern was
defined in Chinese Digital Terrestrial Television
Broadcasting Standard[3] ;
(5) The simulations used 8:192  108 bits.
Figure 3 shows that, for a bit error rate of about
10 5 , 3 bits could be used for quantizing the two HPU
inputs (so the two-dimensional look-up table was 8  8)
with a dynamic input range of Œ0; 16. The look-up
table method then gave only a 0:025 dB gain compared
with the normalized Min-Sum algorithm. However, if
4 bits were used for the quantization with a 16  16
look-up table, the look-up table method performance
was close to that of the SPA with only a 0:01 dB
difference between the two algorithms. This gives about
0.1 dB gain compared with the normalized Min-Sum
algorithm.
These simulation results were confirmed by
implementing LDPC decoders using the look-up
table and the Min-Sum method are implemented. The
test conditions were in the following:

Fig. 3

Simulation results.

(1) The LDPC code was based on the Chinese Digital
Terrestrial Television Broadcasting Standard[3]
with a rate of 0:6. The normalized Min-Sum
algorithm was used as the decoding algorithm with
a maximum of 30 iterations;
(2) The constellation mapping used 64QAM with the
MAX-Log-MAP algorithm used for demapping;
(3) The channel model was the AWGN channel;
(4) The decoding algorithm used the normalized MinSum algorithm and the SPA look-up table method
with an 8  8 two-dimensional look-up table;
(5) The tests used about 300 million bits.
Figure 4 shows that for an AWGN channel with an 8
8 look-up tables and a bit error rate of about 10 5 , the
look-up table gave about 0:05 dB over the normalized
Min-Sum LDPC decoding algorithm.

5

Conclusions

This paper briefly describes a modified Min-Sum
algorithm using an SPA look-up table to simplify
the Sum-Product algorithm. A coordinate transform
is used to simplify the correction term for the
horizontal process to improve the decoding with less
complexity. Simulations and hardware tests show that
this algorithm improves the decoding performance with
the appropriate look-up table.
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Fig. 4

Hardware test results.
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